Skip to content

Azeez J. Bhavnagarwala

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

3

Venues

2

Active years

1996–2001

Best venue rank

A

Where they publish

Papers

3 indexed papers, newest first.

YearVenueTitleAuthors
2001ICCDInterconnect-centric Array Architectures for Minimum SRAM Access Time.Azeez J. Bhavnagarwala, Stephen V. Kosonocky, James D. Meindl
1998ISLPEDMinimum supply voltage for bulk Si CMOS GSI.Azeez J. Bhavnagarwala, Blanca Austin, James D. Meindl
1996ISLPEDCircuit techniques for low-power CMOS GSI.Azeez J. Bhavnagarwala, Vivek De, Blanca Austin, James D. Meindl