Skip to content

Colin J. Ihrig

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

2

Venues

2

Active years

2008–2010

Best venue rank

A*

Where they publish

Papers

2 indexed papers, newest first.

YearVenueTitleAuthors
2010DACAutomated modeling and emulation of interconnect designs for many-core chip multiprocessors.Colin J. Ihrig, Rami G. Melhem, Alex K. Jones
2008SEKETransformations for Rapid Prototyping of Time-critical Applications.Shi-Kuo Chang, Zhoulan Zhang, Colin J. Ihrig, Paolo Maresca, Valentina Ternelli