Skip to content

Daniela Genius

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

21

Venues

3

Active years

1999–2025

Best venue rank

C

Where they publish

Papers

21 indexed papers, newest first.

YearVenueTitleAuthors
2025FDLDigital Twin and Digital Thread for System Security and Performance applied to an Electrical Vehicle Charging Use Case.Hagen Heermann, Johannes Koch, Christoph Grimm, Daniela Genius, Ludovic Apvrille, Ahlem Mifdaoui, Klaus Schneider
2025FDLTool Support for Precise Assessment of Software Security/Performance Tradeoffs.Malou Rayon-Richter, Daniela Genius
2024MODELSWARDCycle-Accurate Virtual Prototyping with Multiplicity.Daniela Genius, Ludovic Apvrille
2023MODELSWARDHierarchical Design of Cyber-Physical Systems.Daniela Genius, Ludovic Apvrille
2023MODELSWARDA Hierarchical Design Tool for SystemC AMS.Daniela Genius, Ludovic Apvrille
2022MODELSWARDModel to Hardware: System-level Modeling for Wearable Devices.Daniela Genius, Roselyne Chotin
2021MODELSWARDInterfacing Digital and Analog Models for Fast Simulation and Virtual Prototyping.Daniela Genius, Ludovic Apvrille
2020FDLVirtual Prototyping of Open Source Heterogeneous Systems with an Open Source Framework Featuring SystemC MDVP Extensions.Franois Pcheux, Liliana Andrade, Marie-Minerve Lourat, Ilias Bournias, Roselyne Chotin, Daniela Genius
2020MODELSWARDHigh-level Partitioning and Design Space Exploration for Cyber Physical Systems.Daniela Genius, Ilias Bournias, Ludovic Apvrille, Roselyne Chotin
2020MODELSWARDModel-Based Virtual Prototyping of CPS: Application to Bio-Medical Devices.Daniela Genius, Ilias Bournias, Ludovic Apvrille, Roselyne Chotin
2019MODELSWARDA Tool for High-level Modeling of Analog/Mixed Signal Embedded Systems.Daniela Genius, Rodrigo Corts Porto, Ludovic Apvrille, Franois Pcheux
2019MODELSWARDA Framework for Multi-level Modeling of Analog/Mixed Signal Embedded Systems.Daniela Genius, Rodrigo Corts Porto, Ludovic Apvrille, Franois Pcheux
2018MODELSWARDMulti-level Latency Evaluation with an MDE Approach.Daniela Genius, Letitia W. Li, Ludovic Apvrille, Tullio Tanzi
2017MODELSWARDModel-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design.Daniela Genius, Letitia W. Li, Ludovic Apvrille
2017MODELSWARDFormal and Virtual Multi-level Design Space Exploration.Letitia W. Li, Daniela Genius, Ludovic Apvrille
2009EuroParA Buffer Space Optimal Solution for Re-establishing the Packet Order in a MPSoC Network Processor.Daniela Genius, Alix Munier Kordon, Khouloud Zine el Abidine
2009FDLA generic hardware / software communication middleware for streaming applications on shared memory multi processor systems-on-chip.Alain Greiner, Etienne Faure, Nicolas Pouillon, Daniela Genius
2008FDLTelecommunication Application Modelling with Multi Writer Multi Reader Channels: a Case Study.Etienne Faure, Daniela Genius
2004EuroParModular On-chip Multiprocessor for Routing Applications.Saifeddine Berrayana, Etienne Faure, Daniela Genius, Frdric Ptrot
2002EuroParMulti-periodic Process Networks: Prototyping and Verifying Stream-Processing Systems.Albert Cohen, Daniela Genius, Abdesselem Kortebi, Zbigniew Chamski, Marc Duranton, Paul Feautrier
1999EuroParCompiler-Directed Reordering of Data by Cyclic Graph Coloring.Daniela Genius, Sylvain Lelait