Skip to content

Jean-Luc Paillet

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

2

Venues

2

Active years

1996–2003

Best venue rank

National

Where they publish

Papers

2 indexed papers, newest first.

YearVenueTitleAuthors
2003WSCSimulation and verification II: from timed automata to DEVS models.Norbert Giambiasi, Jean-Luc Paillet, Frdric Chne
1996DATEA System for Modelling and Proving Circuits.Michel Allemand, Solange Coupet-Grimal, Line Jakubiec, Jean-Luc Paillet