Skip to content

Lukasz Golka

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

4

Venues

1

Active years

2024–2025

Best venue rank

B

Where they publish

Papers

4 indexed papers, newest first.

YearVenueTitleAuthors
2025KESThe Concept of Self-Adaptive Dynamic Reconfiguration in FPGA-Based DSP Systems.Lukasz Golka, Pawel Poczekajlo, Robert Suszynski
2025KESForth Language Extensions for DSP: Configurable FIFO and LIFO Structures.Lukasz Golka, Robert Suszynski, Pawel Poczekajlo
2024KESImplementation of a universal replicable DSP core in FPGA devices for cascade audio signal processing applications.Lukasz Golka, Pawel Poczekajlo, Robert Suszynski
2024KESThe concept of multicore computing and processing in a field-programmable gate array chip.Pawel Poczekajlo, Lukasz Golka, Robert Suszynski, Patryk Widulinski