Skip to content

Michael Thies

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

12

Venues

8

Active years

1998–2025

Best venue rank

C

Where they publish

Papers

12 indexed papers, newest first.

YearVenueTitleAuthors
2025BSNInto the Wild: Reliable Physiological Sensing with on-Device Autoencoder-Based Anomaly Detection.Kevin Penner, Felix Wittenfeld, Marc Hesse, Michael Thies
2024ETFADeployment of Asset Administration Shell Submodels.Torben Miny, Michael Thies, Tobias Kleinert, Julian Vogel
2024ETFAEfficient Domain Adaptation Using Individual Standardization in Bearing Fault Detection.Tarek Renusch, Alexander Boschmann, Michael Thies
2021ETFAGeneration of the Orchestrator Code for Skill-Based Automation Systems.Kirill Dorofeev, Sebastian Bergemann, Tarik Terzimehic, Julian Grothoff, Michael Thies, Alois Zoitl
2021ETFAA Reference Architecture for Modular Industrial Automation Systems.Sten Grner, Mario Hoernicke, Michael Thies, Gerrit Fachinger, Nicolas Camargo Torres, Tobias Kleinert
2020ICANNBenchmarking Deep Spiking Neural Networks on Neuromorphic Hardware.Christoph Ostrau, Jonas Dominik Homburg, Christian Klarhorst, Michael Thies, Ulrich Rckert
2020IECONModel Transformation for Asset Administration Shells.Torben Miny, Michael Thies, Ulrich Epple, Christian Diedrich
2019IWANNConstraint Exploration of Convolutional Network Architectures with Neuroevolution.Jonas Dominik Homburg, Michael Adams, Michael Thies, Timo Korthals, Marc Hesse, Ulrich Rckert
2003LCNA holistic methodology for network processor design.Olaf Bonorden, Nikolaus Brls, Uwe Kastens, Dinh Khoi Le, Friedhelm Meyer auf der Heide, Jrg-Christian Niemann, Mario Porrmann, Ulrich Rckert, Adrian Slowik, Michael Thies
2002CASESEfficient architecture/compiler co-exploration for ASIPs.Dirk Fischer, Jrgen Teich, Michael Thies, Ralph Weper
2001CASESDesign space characterization for architecture/compiler co-exploration.Dirk Fischer, Jrgen Teich, Ralph Weper, Uwe Kastens, Michael Thies
1998CCVLIW Compilation Techniques for Superscalar Architectures.Esther Stmpel, Michael Thies, Uwe Kastens