Skip to content

Muhammad M. Khellah

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

12

Venues

8

Active years

2005–2016

Best venue rank

A*

Where they publish

Papers

12 indexed papers, newest first.

YearVenueTitleAuthors
2016ISCASSynaptic sampling in hardware spiking neural networks.Sadique Sheik, Somnath Paul, Charles Augustine, Chinnikrishna Kothapalli, Muhammad M. Khellah, Gert Cauwenberghs, Emre Neftci
2012DATEDesign for test and reliability in ultimate CMOS.Michael Nicolaidis, Lorena Anghel, Nacer-Eddine Zergainoh, Yervant Zorian, Tanay Karnik, Keith A. Bowman, James W. Tschanz, Shih-Lien Lu, Carlos Tokunaga, Arijit Raychowdhury, Muhammad M. Khellah, Jaydeep P. Kulkarni, Vivek De, Dimiter Avresky
2010ASPDACResilient design in scaled CMOS for energy efficiency.James W. Tschanz, Keith A. Bowman, Muhammad M. Khellah, Chris Wilkerson, Bibiche M. Geuskens, Dinesh Somasekhar, Arijit Raychowdhury, Jaydeep P. Kulkarni, Carlos Tokunaga, Shih-Lien Lu, Tanay Karnik, Vivek De
2010ISLPEDResilient microprocessor design for high performance & energy efficiency.Keith A. Bowman, James W. Tschanz, Shih-Lien Lu, Paolo A. Aseron, Muhammad M. Khellah, Arijit Raychowdhury, Bibiche M. Geuskens, Carlos Tokunaga, Chris Wilkerson, Tanay Karnik, Vivek De
2008ISCATrading off Cache Capacity for Reliability to Enable Low Voltage Operation.Chris Wilkerson, Hongliang Gao, Alaa R. Alameldeen, Zeshan Chishti, Muhammad M. Khellah, Shih-Lien Lu
2006ISCASReducing the data switching activity of serialized datastreams.Maged Ghoneima, Yehea I. Ismail, Muhammad M. Khellah, Vivek De
2006ISCASEvaluation of differential vs. single-ended sensing and asymmetric cells in 90 nm logic technology for on-chip caches.Yibin Ye, Muhammad M. Khellah, Dinesh Somasekhar, Vivek De
2006ISLPEDTime-borrowing multi-cycle on-chip interconnects for delay variation tolerance.Keith A. Bowman, James W. Tschanz, Muhammad M. Khellah, Maged Ghoneima, Yehea I. Ismail, Vivek De
2005DACVariations-aware low-power design with voltage scaling.Navid Azizi, Muhammad M. Khellah, Vivek De, Farid N. Najm
2005ICCADSerial-link bus: a low-power on-chip bus architecture.Maged Ghoneima, Yehea I. Ismail, Muhammad M. Khellah, James W. Tschanz, Vivek De
2005ICCDA Skewed Repeater Bus Architecture for On-Chip Energy Reduction in Microprocessors.Muhammad M. Khellah, Maged Ghoneima, James W. Tschanz, Yibin Ye, Nasser A. Kurd, Javed Barkatullah, Srikanth Nimmagadda, Yehea I. Ismail
2005ISCASSkewing adjacent line repeaters to reduce the delay and energy dissipation of on-chip buses.Yehea I. Ismail, Muhammad M. Khellah, Maged Ghoneima, James W. Tschanz, Yibin Ye, Vivek De