Skip to content

Nae-Chyun Chen

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

2

Venues

1

Active years

2018–2018

Best venue rank

C

Where they publish

Papers

2 indexed papers, newest first.

YearVenueTitleAuthors
2018ISCASA Memory-Efficient FM-Index Constructor for Next-Generation Sequencing Applications on FPGAs.Nae-Chyun Chen, Yu-Cheng Li, Yi-Chang Lu
2018ISCASA Hybrid Flow for Multiple Sequence Alignment with a BLASTn Based Pairwise Alignment Processor.Mao-Jan Lin, Chih-Yu Chang, Yu-Cheng Li, Nae-Chyun Chen, Yi-Chang Lu