Skip to content

Ping-Hung Yuh

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

10

Venues

4

Active years

2004–2010

Best venue rank

A*

Where they publish

Papers

10 indexed papers, newest first.

YearVenueTitleAuthors
2010ASPDACApplication-specific 3D Network-on-Chip design using simulated allocation.Pingqiang Zhou, Ping-Hung Yuh, Sachin S. Sapatnekar
2008DACA progressive-ILP based routing algorithm for cross-referencing biochips.Ping-Hung Yuh, Sachin S. Sapatnekar, Chia-Lin Yang, Yao-Wen Chang
2007DACMP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs.Tung-Chieh Chen, Ping-Hung Yuh, Yao-Wen Chang, Fwu-Juh Huang, Denny Liu
2007ICCADBioRoute: a network-flow based routing algorithm for digital microfluidic biochips.Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang
2007ISLPEDPost-placement leakage optimization for partially dynamically reconfigurable FPGAs.Chi-Feng Li, Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang
2006DACPlacement of digital microfluidic biochips using the t-tree formulation.Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang
2005ICCADA routing algorithm for flip-chip design.Jia-Wei Fang, I-Jye Lin, Ping-Hung Yuh, Yao-Wen Chang, Jyh-Herng Wang
2005ISLPEDJoint exploration of architectural and physical design spaces with thermal consideration.Yen-Wei Wu, Chia-Lin Yang, Ping-Hung Yuh, Yao-Wen Chang
2004ASPDACTemporal floorplanning using 3D-subTCG.Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang, Hsin-Lung Chen
2004ICCADTemporal floorplanning using the T-tree formulation.Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang