Skip to content

Sergio Callegari

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

19

Venues

2

Active years

1999–2018

Best venue rank

C

Where they publish

Papers

19 indexed papers, newest first.

YearVenueTitleAuthors
2018ISCASOn the Benefit of Adopting Saturable Inductors in Switching-Mode Power-Supplies: A Case Study.Federico Bizzarri, Angelo Brambilla, Lorenzo Codecasa, Sergio Callegari
2017ISCASConstant-time discontinuity map for forward sensitivity analysis to initial conditions: Spurs detection in fractional-N PLL as a case study.Federico Bizzarri, Angelo Brambilla, Alessandro Colombo, Sergio Callegari
2016ISCASTrue random number generators as configware for mixed mode programmable systems on chip.Sergio Callegari
2015ISCASTeaching ΔΣ modulators with PyDSM and scientific Python.Sergio Callegari, Federico Bizzarri
2015ISCASOptimal quantization noise management in wideband fractional-N PLLs.Sergio Callegari, Federico Bizzarri, Angelo Brambilla
2014ISCASAchievement of preassigned spectra in the synthesis of band-pass constant-envelope signals by rapidly hopping through discrete frequencies.Sergio Callegari
2012ISCASTowards a nearly optimal synthesis of power bridge commands in the driving of AC motors.Federico Bizzarri, Sergio Callegari, Giambattista Gruosso
2011ISCASResonate and fire dynamics in Complex Oscillation Based Test of analog filters.Sergio Callegari, Fabio Pareschi, Gianluca Setti, Mani Soma
2010ISCASA heuristic solution to the optimisation of flutter control in compression systems (and to some more binary quadratic programming problems) via ΔΣ modulation circuits.Sergio Callegari, Federico Bizzarri
2009ISCASComplex Oscillation Based Test of Analog Filters.Sergio Callegari, Gianluca Setti, Mani Soma
2008ISCASIntroducing Complex Oscillation Based Test: an application example targeting Analog to Digital Converters.Sergio Callegari
2007ISCASADCs, Chaos and TRNGs: a Generalized View Exploiting Markov Chain Lumpability Properties.Sergio Callegari, Gianluca Setti
2006VTCAn All-Digital Clock Recovery Architecture for the BRAN Hiperaccess Uplink Receiver.Pietro Savazzi, Paolo Gamba, Sergio Callegari
2004ISCASPost-processing of data generated by a chaotic pipelined ADC for the robust generation of perfectly random bitstreams.Stefano Poli, Sergio Callegari, Riccardo Rovatti, Gianluca Setti
2002ISCASFolded sums of chaotic trajectories distribute uniformly.Sergio Callegari, Riccardo Rovatti, Gianluca Setti
2002ISCASOn the correlation of non-jittered and chaotically-jittered PWM signals carrying maximum information.Riccardo Rovatti, Sergio Callegari, Gianluca Setti
2001ISCASAdaptive median thresholding for the generation of high-data-rate random-like unpredictable binary sequences with chaos.Sergio Callegari, Mirko Dondini, Gianluca Setti
2000ISCASA BICMOS PDF notch circuit for FM-DCSK communication over selective channels.Sergio Callegari, Riccardo Rovatti, Gianluca Setti, Gianluca Mazzini
1999ISCASImproved bandwidth, low voltage log domain building blocks.Sergio Callegari, Gianluca Setti