Skip to content

Tetsuya Sueyoshi

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

2

Venues

2

Active years

2004–2005

Best venue rank

C

Where they publish

Papers

2 indexed papers, newest first.

YearVenueTitleAuthors
2005ISCASDesign of superscalar processor with multi-bank register file.Tadashi Saito, Moto Maeda, Tetsuo Hironaka, Kazuya Tanigawa, Tetsuya Sueyoshi, Ken-ichi Aoyama, Tetsushi Koide, Hans Jrgen Mattausch
2004ASPDACCompact 12-port multi-bank register file test-chip in 0.35m CMOS for highly parallel processors.Tetsuya Sueyoshi, Hiroshi Uchida, Hans Jrgen Mattausch, Tetsushi Koide, Yosuke Mitani, Tetsuo Hironaka