Skip to content

Urs Hecht

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

7

Venues

1

Active years

2021–2026

Best venue rank

C

Where they publish

Papers

7 indexed papers, newest first.

YearVenueTitleAuthors
2026ISCASA 5V swing, 20GS/s, 6-bit Current Steering DAC utilizing LDMOS in 22nm FDSOI CMOS.Jendrik Kellermann, Urs Hecht, Philipp Nickel, Friedel Gerfers
2026ISCASAn 80 Gbit/s NRZ 100 Gbit/s PAM4 Highly-Efficient Voltage-Mode VCSEL-Driver in 22nm FDSOI CMOS.Nikolaos Kioulos, Urs Hecht, Helia Ordouei, Nikolay N. Ledentsov, Sebastian Linnhoff, Si-Cong Tian, Friedel Gerfers
2024ISCASA mmw Low-Noise Sub-Sampling Phase-Locked Loop with a Non-Pulsed Charge Pump, Frequency Calibration and a Compact Ultra-High-Q Resonator.Patrick Kurth, Philipp Scholz, Philipp Nickel, Urs Hecht, Enne Wittenhagen, Kai Misselwitz, Friedel Gerfers
2024ISCASAn 11-Bit 12 GS/s Beam-Forming Receiver ADC for a 2x2 Antenna Array utilizing True Time-Delay with 68 dBc SFDR and 55 dB SNDR.Enne Wittenhagen, Dominik Wilding, Patrick Kurth, Sebastian Linnhoff, Frowin Buballa, Urs Hecht, Patrick J. Artz, Friedel Gerfers
2023ISCASA Charge Pump for Sub-Sampling Phase-Locked Loops with Virtual Reference Frequency Doubling.Patrick Kurth, Urs Hecht, Frowin Buballa, Sebastian Linnhoff, Helia Ordouei, Friedel Gerfers
2022ISCASPAM-4/6/8 Performance and Power Analysis for Next Generation 224Gbit/s Links.Urs Hecht, Enne Wittenhagen, Halil Cirit, Saman Behtash, Srinivas Venkataram, Friedel Gerfers
2021ISCASA 56 GHz 19 fs RMS-Jitter Sub-Sampling Phase-Locked Loop for 112 Gbit/s Transceivers.Patrick Kurth, Kai Misselwitz, Urs Hecht, Friedel Gerfers