Skip to content

Yukio Miyasaka

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

8

Venues

4

Active years

2019–2025

Best venue rank

A

Where they publish

Papers

8 indexed papers, newest first.

YearVenueTitleAuthors
2025ASPDACHigh-Effort Logic Synthesis Using Randomized Transduction.Yukio Miyasaka, Alan Mishchenko, John Wawrzynek, Dino Ruic, Xiaoqing Xu
2025DATEBias by Design: Diversity Quantification to Mitigate Structural Bias Effects in AIG Logic Optimization.Isabella Venancia Gardner, Marcel Walter, Yukio Miyasaka, Robert Wille, Michael Cochez
2024ASPDACTransduction Method for AIG Minimization.Yukio Miyasaka
2024FCCMSynthesis of LUT Networks for Random-Looking Dense Functions with Don't Cares - Towards Efficient FPGA Implementation of DNN.Yukio Miyasaka, Alan Mishchenko, John Wawrzynek, Nicholas J. Fraser
2021DATELogic Synthesis for Generalization and Learning Addition.Yukio Miyasaka, Xinpei Zhang, Mingfei Yu, Qingyang Yi, Masahiro Fujita
2021DATELogic Synthesis Meets Machine Learning: Trading Exactness for Generalization.Shubham Rai, Walter Lau Neto, Yukio Miyasaka, Xinpei Zhang, Mingfei Yu, Qingyang Yi, Masahiro Fujita, Guilherme B. Manske, Matheus F. Pontes, Leomar S. da Rosa, Marilton S. de Aguiar, Paulo F. Butzen, Po-Chun Chien, Yu-Shan Huang, Hoa-Ren Wang, Jie-Hong R. Jiang, Jiaqi Gu, Zheng Zhao, Zixuan Jiang, David Z. Pan, Brunno A. Abreu, Isac de Souza Campos, Augusto Andre Souza Berndt, Cristina Meinhardt, Jnata Tyska Carvalho, Mateus Grellert, Sergio Bampi, Aditya Lohana, Akash Kumar, Wei Zeng, Azadeh Davoodi, Rasit Onur Topaloglu, Yuan Zhou, Jordan Dotzel, Yichi Zhang, Hanyu Wang, Zhiru Zhang, Valerio Tenace, Pierre-Emmanuel Gaillardon, Alan Mishchenko, Satrajit Chatterjee
2020DATESynthesis and Optimization of Multiple Portions of Circuits for ECO based on Set-Covering and QBF Formulations.Masahiro Fujita, Yusuke Kimura, Xingming Le, Yukio Miyasaka, Amir Masoud Gharehbaghi
2019ISCASLive Demonstration: Automatic Synthesis of Algorithms on Multi Chip/FPGA with Communication Constraints.Tomohiro Maruoka, Yukio Miyasaka, Akihiro Goda, Amir Masoud Gharehbaghi, Masahiro Fujita