Skip to content

Zigang Xiao

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

13

Venues

4

Active years

2010–2016

Best venue rank

A*

Where they publish

Papers

13 indexed papers, newest first.

YearVenueTitleAuthors
2016ASPDACContact layer decomposition to enable DSA with multi-patterning technique for standard cell based layout.Zigang Xiao, Chun-Xun Lin, Martin D. F. Wong, Hongbo Zhang
2015ASPDACAn efficient linear time triple patterning solver.Haitong Tian, Hongbo Zhang, Zigang Xiao, Martin D. F. Wong
2015ASPDACContact pitch and location prediction for Directed Self-Assembly template verification.Zigang Xiao, Yuelin Du, Martin D. F. Wong, He Yi, H.-S. Philip Wong, Hongbo Zhang
2015DACLayout optimization and template pattern verification for directed self-assembly (DSA).Zigang Xiao, Daifeng Guo, Martin D. F. Wong, He Yi, Maryann C. Tung, H.-S. Philip Wong
2014DACDirected Self-Assembly (DSA) Template Pattern Verification.Zigang Xiao, Yuelin Du, Haitong Tian, Martin D. F. Wong, He Yi, H.-S. Philip Wong, Hongbo Zhang
2014ICCADTriple patterning aware detailed placement with constrained pattern assignment.Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D. F. Wong
2013ICCADConstrained pattern assignment for standard cell based triple patterning lithography.Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D. F. Wong
2013ICCADOptimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time.Zigang Xiao, Yuelin Du, Haitong Tian, Martin D. F. Wong
2012ICCADA polynomial time triple patterning algorithm for cell based row-structure layout.Haitong Tian, Hongbo Zhang, Qiang Ma, Zigang Xiao, Martin D. F. Wong
2012ICCADEfficient parallel power grid analysis via Additive Schwarz Method.Ting Yu, Zigang Xiao, Martin D. F. Wong
2010ASPDACCrossRouter: a droplet router for cross-referencing digital microfluidic biochips.Zigang Xiao, Evangeline F. Y. Young
2010ICCADLocal clock skew minimization using blockage-aware mixed tree-mesh clock network.Linfu Xiao, Zigang Xiao, Zaichen Qian, Yan Jiang, Tao Huang, Haitong Tian, Evangeline F. Y. Young
2010ISCASImproving redundancy addition and removal using unreachable states for sequential circuits.Xiaoqing Yang, Zigang Xiao, Yu-Liang Wu