A Neural Network Enhanced RISC-V Processor Architecture Designed in FPGA.

Asmanee Sali, Jacek Dlugopolski, Marek Kisiel-Dorohinicki, Aleksander Byrski

Browse the full ACIIDS paper archive.