Efficient FPGA implementation of a High throughput systolic array QR-decomposition algorithm.

Matthias Abels, Till Wiegand, Steffen Paul

Browse the full ACSSC paper archive.