Time and Power optimizations in FPGA-based architectures for polyphase channelizers.

Mehmood-ur-Rehman Awan, Fred Harris, Peter Koch

Browse the full ACSSC paper archive.