Low-Power Way-Predicting Cache Using Valid-Bit Pre-Decision for Parallel Architectures.

Hsin-Chuan Chen, Jen-Shiun Chiang

Browse the full AINA paper archive.