Formal Verification of Software Designs in Hierarchical State Transition Matrix with SMT-based Bounded Model Checking.

Weiqiang Kong, Noriyuki Katahira, Masahiko Watanabe, Tetsuro Katayama, Kenji Hisazumi, Akira Fukuda

Browse the full APSEC paper archive.