A 17 69 bit multiply and add unit with redundant binary feedback and single cycle latency.
VenueCARITH
Year1993
ProceedingsIEEE Symposium on Computer Arithmetic
DBLP recordconf/arith/BriggsM93 ↗
Browse the full ARITH paper archive.
Browse the full ARITH paper archive.