Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ARITH
/
Paper
A Low Complexity and a Low Latency Bit Parallel Systolic Multiplier over GF(2m) Using an Optimal Normal Basis of Type II.
Soonhak Kwon
Venue
C
ARITH
Year
2003
Proceedings
IEEE Symposium on Computer Arithmetic
DBLP record
conf/arith/Kwon03 ↗
Browse the full
ARITH paper archive
.