Skip to content

Area x Delay (A T) Efficient Multiplier Based on an Intermediate Hybrid Signed-Digit (HSD-1) Representation.

Jeng-Jong J. Lue, Dhananjay S. Phatak

VenueCARITH
Year1999
ProceedingsIEEE Symposium on Computer Arithmetic

Browse the full ARITH paper archive.