Synthesis of area-efficient VLSI architectures for vector and matrix multiplication.

Steven G. Smith, Peter B. Denyer

Browse the full ARITH paper archive.