A 160 ns 54 bit CMOS division implementation using self-timing and symmetrically overlapped SRT stages.

Ted E. Williams, Mark A. Horowitz

Browse the full ARITH paper archive.