Device-level placement for analog layout: an opportunity for non-slicing topological representations.

Florin Balasa

Browse the full ASPDAC paper archive.