Fast synthesis of threshold logic networks with optimization.

Yung-Chih Chen, Runyi Wang, Yan-Ping Chang

Browse the full ASPDAC paper archive.