Automated Extraction of Accurate Delay/Timing Macromodels of Digital Gates and Latches using Trajectory Piecewise Methods.

S. Dabas, Ning Dong, Jaijeet S. Roychowdhury

Browse the full ASPDAC paper archive.