Skip to content

A delay-optimized universal FPGA routing architecture.

Fang Wu, Huowen Zhang, Lei Duan, Jinmei Lai, Yuan Wang, Jiarong Tong

VenueBASPDAC
Year2009
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.