Current consumption model for more efficient side-channel tolerant design at FPGA design stage.

Daisuke Fujimoto, Yuichi Hayashi

Browse the full ASPDAC paper archive.