Layout generation of array cell for NMOS 4-phase dynamic logic (short paper).

Makoto Furuie, Bao-Yu Song, Yukihiro Yoshida, Takao Onoye, Isao Shirakawa

Browse the full ASPDAC paper archive.