Simultaneous Wire Sizing and Wire Spacing in Post-Layout Performance Optimization.

Jiang-An He, Hideaki Kobayashi

Browse the full ASPDAC paper archive.