Single-chip multi-processor integrating quadruple 8-way VLIW processors with interface timing analysis considering power supply noise.

Satoshi Imai, Atsuki Inoue, Motoaki Matsumura, Kenichi Kawasaki, Atsuhiro Suga

Browse the full ASPDAC paper archive.