Skip to content

Clock design of 300MHz 128-bit 2-way superscalar microprocessor.

Fujio Ishihara, Christian Klinger, Ken-ichi Agawa

VenueBASPDAC
Year2000
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.