Skip to content

A 12b 50 MHz 3.3V CMOS acquisition time minimized A/D converter.

Young-Deuk Jeon, Byeong-Lyeol Jeon, Seung-Chul Lee, Sang-Min Yoo, Seung-Hoon Lee

VenueBASPDAC
Year2000
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.