Skip to content

LayNet: Layout Size Prediction for Memory Design Using Graph Neural Networks in Early Design Stage.

Hye Rim Ji, Jong Seong Kim, Jung Yun Choi, Jee Hyong Lee

VenueBASPDAC
Year2024
ProceedingsASPDAC

Browse the full ASPDAC paper archive.