Design of gate-leakage-based timer using an amplifier-less replica-bias switching technique in 55-nm DDC CMOS.

Atsuki Kobayashi, Yuya Nishio, Kenya Hayashi, Shigeki Arata, Kiichi Niitsu

Browse the full ASPDAC paper archive.