Simulation acceleration of transaction-level models for SoC with RTL sub-blocks.

Jae-Gon Lee, Woo-Seung Yang, Young-Su Kwon, Young-Il Kim, Chong-Min Kyung

Browse the full ASPDAC paper archive.