A mixed-signal simulator for VHDL-AMS.

Liyi Xiao, Bin Li, Yizheng Ye, Guoyong Huang, JinJun Guo, Peng Zhang

Browse the full ASPDAC paper archive.