Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ASPDAC
/
Paper
Practical methodology of post-layout gate sizing for 15% more power saving.
Noriyuki Miura
,
Naoki Kato
,
Tadahiro Kuroda
Venue
B
ASPDAC
Year
2004
Proceedings
ASP-DAC
DBLP record
conf/aspdac/MiuraKK04 ↗
Browse the full
ASPDAC paper archive
.