Hierarchical fault tracing for VLSI sequential circuits from CAD layout data in the CAD-linked EB test system.

Katsuyoshi Miura, Koji Nakamae, Hiromu Fujioka

Browse the full ASPDAC paper archive.