Reduced Order Macromodel of Coupled Interconnects for Timing and Functional Verification of Sub Half-micron IC Designs.

Davide Pandini, Primo Scandolara, Carlo Guardiani

Browse the full ASPDAC paper archive.