Automated synthesis and verification of embedded systems: wishful thinking or reality?

Wolfgang Rosenstiel

Browse the full ASPDAC paper archive.