A 16-bit redundant binary multiplier using low-power pass-transistor logic SPL.

Hirofumi Sakamoto, Ken'ichiro Uda, Bu-Yeol Lee, Hiroyuki Ochi, Kazuo Taki, Takao Tsuda

Browse the full ASPDAC paper archive.