A flexible hardware barrier mechanism for many-core processors.

Takeshi Soga, Hiroshi Sasaki, Tomoya Hirao, Masaaki Kondo, Koji Inoue

Browse the full ASPDAC paper archive.