A ring-VCO-based sub-sampling PLL CMOS circuit with 0.73 ps jitter and 20.4 mW power consumption.

Kenta Sogo, Akihiro Toya, Takamaro Kikkawa

Browse the full ASPDAC paper archive.