Skip to content

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code.

Yan Tan, Xiangchen Meng, Zijun Jiang, Yangdi Lyu

VenueBASPDAC
Year2026
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.