VeriRAG: A Knowledge Graph-Augmented RAG for Verilog and Assertion Generation.

Jayanth Thangellamudi, Raghul Saravanan, Sai Manoj Pudukotai Dinakarrao

Browse the full ASPDAC paper archive.