A fractional delay-locked loop for on chip clock generation applications.

Pooya Torkzadeh, Armin Tajalli, Seyed Mojtaba Atarodi

Browse the full ASPDAC paper archive.