RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking.

Vida Vakilotojar, Peter A. Beerel

Browse the full ASPDAC paper archive.