A method for debugging of pipelined processors in formal verification by correspondence checking.

Miroslav N. Velev, Ping Gao

Browse the full ASPDAC paper archive.